A novel method has been developed for efficiently reducing defect density in polysilicon thin film transistors using ion plated oxides as capping layers. The characteristics of these novel thin film transistors are superior to those of thin film transistors with plasma-enhanced chemical vapor deposited tetraethylorthosilicate capping oxides due to an in situ 02-plasma passivation effect during ion plating oxide deposition. The passivation effect of a NH3 plasma on the novel devices was also studied. The in situ ion plating 02 plasma shows a better passivation efficiency on trap states than the NH3 plasma. Polysilicon thin film transistors with ion plating capping oxides are hardly degraded even when stressed with a bias of 20 V at 100°C.
Introduction
It is well known that polycrystalline silicon (poly-Si) films have a high concentration of grain boundary defects as well as intragrain defects. As a result of the high density of trapping states in poly-Si films, it has been found necessary to passivate them to improve poly-Si thin film transistor (TFT) performance."2 Various technologies have been proposed to reduce trapping states in poly-Si films, such as hydrogenation,'-4 03 plasma,5 and NH3 plasma.6 So far, the most popular passivation procedure has been to expose devices to hydrogen plasma. However, it takes a long time to achieve satisfactory performance, and the improvement shows a tendency to saturate. 4 In addition, hydrogenated TFTs are quite prone to reliability problems due to carrier-induced trap states in poly-Si channels.78 These shortcomings greatly limit the practical application of H5-plasma passivation. In recent years, the passivation effect of an 02 plasma has attracted much attention because of its better passivation efficiency and stability.5 It has been suggested that 07-plasma treatment can improve the performance of poly-Si TFTs by passivating deep states and tail states. Furthermore, it has been reported that after an 03-plasma treatment, subsequent treatment with a H3 plasma was even more efficient in passivating trap states in poly-Si films. 5 Recently, a low-temperature ion plating (IF) method has been proposed to prepare high-performance oxide films. IF oxide has been shown to be feasible for application as a poly-Si TFT gate insulator, and to contribute to excellent device characteristics. 9 Since an 07 plasma is present in the chamber during IF oxide deposition, it can be expected to have the effect of trap-state passivation on the polySi layer. In this paper, we try to apply IF oxides as capping layers on poly-Si TFrs, and investigate passivation effects owing to the in situ 03 plasma. The passivation of dangling bonds is examined by electron spin resonance (ESR) measurement.'°" NH3-plasma passivation effects and the reliability of the novel poly-Si TFTs are also studied.
Experimental
Preparation of IP oxide.-IF oxide films were prepared using the ion-plating system (Balzers BAP 800),"' shown in Fig. 1 . The starting silicon material was evaporated using an electron-beam evaporator. Simultaneously the evaporator crucible served as the anode for an argon plasma discharge. The high arc current was 56 A, while the low arc voltage (Va,,) was 66 V and the anode-to-ground voltage (Vaflode) was 46 V. Argon at 3.9 mbar in the plasma * Electrochemical Society Student Member. source cavity was ionized by the heated filament, and it was at 3.4 X 1O mbar in the deposition chamber. Oxygen gas was let directly into the deposition chamber to fix the deposition pressure at 1.1 X 1O' mbar, while the base pressure was 3.6 X iO mbar. The evaporant (Si) and the reactive gas (02) were activated and ionized by the argon plasma. The substrate holder was electrically isolated from the ground chamber without an applied bias, i.e., it was allowed to float. The substrate gathered electrons from the plasma sheath, and then obtained a negative selfbias (V,) of -10 to -20 V (the body of the plasma). This negative bias accelerated the positive ions of the evaporant (Si), the reactive gas (07), and the argon plasma onto the surface of the substrate, and the film formed. The positive ions tended to neutralize the received electrons, but the substrate was able to gather additional electrons from the plasma sheath immediately. The IF oxide film was deposited at a rate of 0.2 nm/s. No heater was applied to the substrate holder during deposition.
In conventional IF system the degree of ionization is too low to effectively deposit film, so the accelerating voltage must be rather high (generally 3 -5 kV with a current density of 0.3 -0.8 mA/cm2) to supply sufficient energy. '4"5 In addition, the small quantity of ions is also disadvantageous for a reactive gas process. To overcome these prob- Keithley Package 82 system, respectively.0 The IP oxides have a lower FTIR stretching frequency, a higher refractive index, a higher P-etch rate, and a higher dielectric constant. These features suggest that IF oxide is a highdensity material with strained bonds.9"" The electrical properties of IF oxide are comparable to those of thermal oxide, and include low leakage current, high dielectric breakdown field, and few oxide charges. These excellent properties suggest that IP oxide is feasible for application as a capping layer in poly-Si TF'I's.
Characteristics of poly-Si TFTs with IP oxides as capping layers.- Figure 3 shows the transfer characteristics of both poly-Si TFTs (W/L = 20/5 p.m) with IF and with TEOS oxides as capping layers, respectively. The characlems, a new IF system of BAP 800 has been developed. 16 In this new system the evaporant and the reactive gas can be effectively ionized and activated by a low-voltage (50 -80 V) high-current (50 -100 A) plasma arc. Positive ions (Ar, evaporant, and reactive gas) will be accelerated to the substrate holder owing to a negative self-bias (-10 to -20 V) V = V,,
where V and Vf are the plasma and the substrate floating potential, respectively. The film quality is thus improved because of high-energy atoms and the high-reactivity plasma.
Fabrication of poly-Si TFTs.-Conventional co-planar N-channel poly-Si TFTs were prepared using the following procedures. The cross-sectional structure of the polySi TFI's is shown in Fig. 2 . A 100 nm thick low-pressure chemical vapor deposition (LPCVD) amorphous Si layer was deposited on thermal oxide at 550°C using SiH4 gas. Recrystallization was performed at 600°C for 24 h using the solid-phase crystallization (SPC) method. A 40 nm thick liquid-phase deposited (LPD) oxide layer'8 was grown on the island-patterned SPC layer at 18°C, and then densified at 600°C for 1 h in 02 ambient. A 300 nm thick poly-Si layer was deposited using the LPCVD method at 620°C. After the poly-Si gates were patterned, the source/drain and gate regions were implanted with phosphorus ions (40 keV, 5 x 10'" cm2) by self-aligned technology. Dopant activation was performed at 600°C for 24 h in N, ambient. The 500 nm thick capping layer was deposited at a rate of 0.2 nm/s for about 42 mm using the IP method. The temperature of the substrate was 23°C at the beginning of the IP oxide deposition process, and increased to 110°C at its end. After contact holes were opened, aluminum electrodes were prepared and sintered at 400°C for 30 mm in N2 ambient. The maximum processing temperature was 620°C.
For comparison, poly-Si TFTs with 32.5 nm thick LPD gate oxides and 500 nm thick tetraethyl orthosilicate (TEOS) capping oxides were prepared. The TEOS oxide was deposited at 300°C using the plasma-enhanced CVD (PECVD) method. Hydrogenation by the NH3-plasma treatment was performed in a parallel-plate reactor at 300°C with a power density of 0.7 W/cm2.
ESR measurements-The dangling bond density in poly-Si films was measured by room-temperature ESR absorption spectra (X-band) before and after the in situ 02-plasma treatment. Poly-Si films were prepared by the LPCVD method at 620°C to a thickness of 300 nm onto thermally oxidized Si-wafer. IP oxide was directly deposited on the poly-Si films, and then annealed at 400°C for 30 mm in N, ambient. This is because devices were sintered after metallization in TFT fabrication processes. The deposition condition of IP oxide was the same as that of the IP capping oxide for poly-Si TFTs. Before ESR measurements, the IP oxide and the back side poly-Si/thermal oxide were removed. Capping Layer To directly evaluate the variation of defects after the in situ 03-plasma treatment, dangling bond density in poly-Si films was also measured using ESR. Figure 4 shows the ESH absorption spectra with a resonance at g = Figure 6 shows the output characteristics (Id,-Vd,) with V51-V,h = 2 V and 6 V for both IP capped and TEOS capped devices (W/L = 2 0/10 p.m). In the curves of IP capped device, both the high slope in the linear region and the high saturation current imply that channel conductance is high. Generally in poly-Si TFTs, the transport of free carriers between the grains is impeded by the potential barrier owing to the trap states at the grain boundaries.32'13 The lower barrier height makes On-state performance respond much faster to the applied gate and drain biases. In the IF capped device, the increases in transconductance and channel conductance can be attributed to the lowering of barrier height due to the reduction of trap-state density. and TEOS capped poly-Si TFTs without hydrogenation (W/L = 20/5 jim). In the case of Vd, = 5 V, the IP capped device shows a rather flat leakage characteristic independent of gate bias except for a higher minimum leakage current ('mm). The minimum leakage current is dominated by the channel resistance. 24 In this region, the barrier height that transfer carriers have to surmount at the grain boundary will govern the magnitude of the minimum leakage current. The higher the barrier height, the lower the minimum leakage current observed. Because there is a lower trap-state density in the IP capped device, the barrier height and thus the channel resistance are lower than those in the TEOS capped device. Thus, 'mill is a little higher in the IP capped device. When the drain voltage was increased to 15 V, 'mill was dominated by Frenkel-Poole emission in the drain junction depletion region.24 FrenkelPoole emission current is contributed by field-enhanced thermal excitation of trapped holes in the valence band.
Owing to the lower trap-state density, the IP capped device exhibited a lower leakage current than the TEOS capped device at Vd, = 15 V. In addition, when the drain bias was increased, the leakage current in the IP capped device also showed a smaller variation due to its lower trap-state density.
Some authors have reported that for poly-Si TFTs an O2
plasma-treatment cannot passivate grain boundary defects according to the unchanged ESE signals of defect density. The 02 plasma can only clean the device surface and grow a thin 5i02 layer, which can reduce the surface leakage current.25 However, our studies show that the improvement in IP capped TFTs is assuredly due to the in situ 02-plasma passivation effect. As shown in Fig. 4 , the reduced spin density owing to capping IP oxide indicates that the IP process possesses passivation effects. In addition, to clarify the influences of IP process and surface cleaning, we also prepared a IP/TEOS capped TFT sample. After capping IP oxide on TFTs and annealing at 400llC for 30 mm in N2 ambient, we removed the IP oxide using HF solution and then deposited TEOS capping oxide. For the TEOS capped TFT, we also ever removed the native oxide on the surface before capping TEOS oxide. It means that the IP/TEOS capped TFT and the TEOS capped TFT have the same surface conditions. We found that the IP/TEOS capped TFT and the IP capped TFT exhibit almost the same characteristics. It reveals that for the IP/TEOS capped TFT the trap states have been effectively reduced even though the IP capping oxide is removed. We can conclude that for the IP capped TFTs the improvement is due to the IP plasma treatment instead of the surface cleaning. It has been reported that the passivation during 02-plasma treatment is due to the incorporation of hydrogen, which is activated by electron-impact dissociation of water vapor. 26 In the BAP 800 IP system, the residual water pressure is about 10 mbar at a base pressure of 4 X 1O mbar at 23llC, while it is about i0 mbar at the substrate temperature of 300llC. We also prepared IP capped TFTs with the deposition of IP oxide at 300llC. TFTs with high-temperature IP oxide exhibit more excellent characteristics than those with room-temperature IP oxide. It is hard to believe that the hydrogen passivation will occur in such low residual water pressure. In addition, generally the hydrogen-passivated dangling bonds are easily broken at annealing temperature greater than 400llC.S2228 However, as shown in Fig. 4 , the dangling bonds decrease after 400llC annealing. We conclude that the passivation effect during IP process can be attributed to the in situ 02 plasma.
Effects of NH3-plasma passivation.-The poly-Si TFTs in this research were exposed to the NH2 plasma for trapstate passivation to further improve their performance. Table II . Although the improvement in the TEOS capped devices is more apparent after the NH2-plasma treatment, in total the characteristics of IP capped devices are still superior to those of TEOS capped devices. For both IP capped and TEOS capped TFTs, the minimum leakage current did not well decrease after 8 h NH3-plasma treatment. It can be attributed to the insufficient passivation time. Generally, I,ll,. is dominated by the total resistance in active layer. The total resistance is composed of the junction resistance at the drain junction and the channel resistance. When the passivation is insufficient,
Imill is dominated by the channel resistance. The decrease of trap states after NH2-plasma treatment can result in the reduction in barrier height. The lower the barrier height, the lower the channel resistance, and then the higher is observed. However, after NH2-plasma passivation the leaky junction depletion can also be passivated resulting in an increased junction resistance. When the passivation is sufficient, the junction resistance can become larger than the channel resistance. In that case, Imll can be dominated by the NH3-plasma treatment. Figure 10 shows the changes in field-effect mobility as a function of NH3-plasma passivation time for IF capped and TEOS capped devices. The gradual increase in P'FE for the TEOS capped devices indicates that some tail states were passivated by the NH3-plasma treatment.332 However, the improvement saturated after the 8 h NH3-plasma treatment, and the saturated PFE was still smaller than that of the as-fabricated IF capped device. This indicates that the in situ 02-plasma treatment can more effectively passivate the tail states in the poly-Si films than the NH3-plasma treatment. Hence, the subsequent NH3-plasma treatment nearly has no influence on 1Ffl for IF capped devices. The above results support the feasibility of fabricating excellent poly-Si TFTs without additional hydrogenation.
For FECVD TEOS capped TETs, it must be clarified whether the requirement of more hydrogen passivation is due to FECVD TEOS charge damage. If there is serious charge damage during FECVD TEOS process, the characteristics of IF/TEOS capped TFTs will be worse than those of IF capped Tfl's. However, we did not find this phenomenon.
Therefore, the FECVD TEOS charge damage can be ignored.
Stability of in situ 03 plasma passivation -The stability of poly-Si TFTs is of significant importance from a long-term operation standpoint. It has been reported that H3-plasma treated devices exhibited higher degradation rates than 03-plasma treated devices.5 In this section, the stability of as-fabricated IF capped TFTs and NH3-plasma treated TEOS capped TFTS is investigated.
To accelerate degradation and investigate thermal stability, both the as-fabricated IF capped devices and the 10 h NH3-plasma treated TEOS capped devices were stressed with Vd, = Vgs = 20 V at 150°C. Figure 11 increased from 5.30 to 8.87 V because high-temperature dc stressing appears to break the Si-H bonds, resulting in additional trap states generated at grain boundaries.723
Hence, the stressing degrades the S.S. and V54 characteristics of the TEOS capped devices toward prehydrogenated values. On the other hand, the degradation of the as-f abricated IF capped devices was slight because of the higher bond strength of Si-O bonds over that of Si-H bonds.34-36 Hence, fewer additional trap states were generated during high-temperature dc stressing for devices treated with in situ O3-plasma passivation. Figure 12 shows the subthreshold swing degradation rate (ASS.) as a function of stress temperature for the as-fabricated IF and the NH3-plasma treated TEOS capped devices under stressing at Vd. = V = 20 V for io s. AS.S. for the NH3-plasma treated TEOS capped device appears very sensitive to and seriously affected by the stressing temperature. However, ASS. for the IF capped device appears rather stable until the temperature exceeded 100°C. From this result, it can be concluded that the novel poly-Si TFTs with IF capping oxides indeed exhibit good stability even when stressed at high temperatures and high biases. Manuscript submitted January 14, 1997; revised manuscript received October 10, 1997. National Chiao-Tung University assisted in meeting the publication costs of this article.
